

Energy Efficiency of Computing Architectures

A Deep Dive into Processors and Emerging Computing Machines

Olivier Sentieys

Inria

Univ. Rennes, Irisa

olivier.sentieys@inria.fr



<http://people.rennes.inria.fr/Olivier.Sentieys>

Cairn Team at a Glance



• *Energy-Efficient Computing Architectures*

- ~35 people, Rennes and Lannion campuses
- INRIA, Univ. Rennes 1, ENS Rennes
- **Electrical Engineering & Computer Science**
- **Domain-specific** computing architectures
- Design tools and compilers
- Wireless, signal, image, security

2

Energy Efficiency Challenges

- **Teraops/Watt?**
 - 10^{12} op./s/W \equiv 1 pJ/op
 - Several orders of magnitude from current processors and multicores
- From Sensors 🔑 to Clouds ☁

▪ 1 TOPS @ 1W


- Clouds, embedded systems



Intel CPU+FPGA

▪ 1 GOPS @ 1mW

- IoT sensor nodes



Micro Mote

1 MOPS @ 100μW

- Energy harvesting

3

Improving Energy Efficiency

- Technology?
 - What can advanced technology nodes bring
- **Accelerate** 🔑 ☁
 - Energy advantages of specialized hardware
- **Approximate** 🔑 ☁
 - Playing with accuracy to reduce energy
- Manage the Power 🔑 ☁
 - Dynamic Voltage/frequency (Over-)Scaling
 - Energy Harvesting sensor nodes

4

Key Questions

- A deep dive into processors... (*I hope not too deep*)
- Basics on transistors, logic **gates**, registers, memory
- **Energy consumption** of processor core/uncore
- Computers are **parallel**
 - Billions of transistors doing the job at the same time
 - Are multicore processors the solution?
- Specializing the computer
 - **Reconfigurable** computing
- Emerging paradigms
 - Neuromorphic, approximate, stochastic

5


Outline

- Part I: From Transistors to Logic Gates
 - Basic Element, Delay, Power Consumption
 - The Issue of Synchronization
- Part II: Inside a Processor
 - Von-Neumann Architecture, Instruction Set Architecture, Operating Systems
 - Multicore Processors, Power and Utilization Walls
- Part III: Pushing the Accelerator!
 - Hardware Accelerators
 - Reconfigurable Computing
- Part IV: Emerging Computing Paradigms
 - Neuromorphic Computing
 - Approximate Computing
 - Chips are going 3D

6



Integrated Circuit Design

- Chips, logic gates and transistors



Intel's Xeon Chip

```
#pragma hls_design top
void my_design (int *a, int *o) {
    static int i,j;
    for(i=1; i<=n-1; i++)
        for(j=1; j<=n-1; j++)
            a[i][j] = (a[i-1][j]+a[i][j]+a[i][j-1])/3.0;
}
end if;
end process;
```




Part I: From Transistors to Logic Gates

- **The Fundamental Element: MOSFET Transistor**
- Design of CMOS Cells: Combinatorial Logic
- Memory Cells
- Delay and Power Consumption
- Synchronous Design


8

Fundamental Building Block: MOSFET Transistor


Now several billions of transistors



Intel's Xeon Chip




MOSFET: Metal Oxide Silicon Field Effect



9

The Basic Element: Transistor


- Transistor as a switch



- $V_{gs} > V_t$: NMOS on
 - Resistance R_{DS}



- $V_{gs} < V_t$: NMOS off
 - Leakage I_{off}




- Gate: capacitance C_G
- Switch: resistance R_{DS}

10

Transistors Nowadays


- Intel FinFET: transistors go 3D

22 nm Tri-Gate Transistor




Tri-Gate transistors can have multiple fins connected together to increase total drive strength for higher performance.



22 nm Planar Transistors



22 nm Tri-Gate Transistors



- Fully Depleted SOI¹
 - Low-power



¹Silicon on Insulator

11

Part I: From Transistors to Logic Gates



- The Fundamental Element: MOSFET Transistor
- Design of CMOS Cells: Combinatorial Logic
- Memory Cells
- Delay and Power Consumption
- Synchronous Design

12

Combinatorial Logic Cells

- Complementary Logic (CMOS)


CMOS Inverter




13

NAND and NOR

NAND




NOR




14

Layout Design


Transistor Schematic



Layout



Silicon




15

Complex Gates

- $$F = \overline{A \cdot (B + C) + D}$$

- The art of **transistor sizing**

- Equilibrate delay for $0 \rightarrow 1$ and $1 \rightarrow 0$ output transitions
- Minimize cell area




16

Complex Gates: Full Adder

- Full Adder


Ai	Bi	Ci	Co	Si
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1



17

Complex Functions

- 16-bit Adder (integer)



18


Part I: From Transistors to Logic Gates

- The Fundamental Element: MOSFET Transistor
- Design of CMOS Cells: Combinatorial Logic
- Memory Cells
- Delay and Power Consumption
- Synchronous Design



19

Storing Values


Capacitor (DRAM)




Latch (SRAM)



Flip-Flop (Register)




- Setup Time: T_{setup}
- Hold Time: T_{hold}
- Propagation Time: T_p



20


Memory

- L2 Cache contains 4 Millions SRAM cells
 - Raw/column of 2000 cells



21

Delay: Parasitic Elements



- Drain-Source Resistance: $R_{DS} = \frac{L}{W} \frac{1}{k(V_{dd} - V_t)}$
- Gate Capacitance: $C_g = \frac{\epsilon W \cdot L}{t_{ox}} = W \cdot L \cdot C_{ox}$

$$\text{Delay} \propto R_{DS} \cdot C_g \propto \frac{L^2}{V_{dd} - V_t}$$

22

Power and Energy Consumption



- Dynamic power
 - Charge and discharge of node capacitance
- Static power: P_s
 - Sub-threshold and junction leakage current

$$P_{\text{stat}_i} = N \cdot I_{\text{off}} \cdot V_{dd}$$

$$\text{Energy} = C \cdot V_{dd}^2$$

- Power


$$P_{\text{dyn}_i} = C \cdot V_{dd}^2 \cdot f \cdot \text{Prob}_{0 \rightarrow 1}$$



23

Power at Higher Level

- Propagating activity



$$P = \sum_i [\alpha_i \cdot f_i \cdot C_i \cdot V_{dd}^2 + I_{\text{leak}_i} \cdot V_{dd}]$$

24


Activity

- Activity α_i is the **probability** to have a $0 \rightarrow 1$ transitions at the output of a gate

- Example: AND gate


$$- P_S = P(S=1) = P_A P_B$$

$$- \alpha_i = P_S(1 - P_S)$$



A	B	S
0	0	0
0	1	0
1	0	0
1	1	1


- Activity propagation



25


Propagating Activity is not So Simple

- Conditional probabilities



- Glitches: gate delay

– Significant in arithmetic




26

Dynamic Power vs. Performance

- Decreasing V_{dd} reduces power **but** increases delay

$$P_{dyn_i} = \alpha_i \cdot f_{clk} \cdot C_i \cdot V_{dd}^2$$




$$\text{Delay} \propto \frac{1}{V_{dd} - V_t}$$

27

Leakage vs. performance


- High performance



$$P_{stat_i} = N \cdot I_{off} \cdot V_{dd}$$

$$\text{Delay} \propto \frac{1}{V_{dd} - V_t}$$

- Low leakage




I_{off} :

- Exponential in inverse of V_t
- Exponential in temperature
- Linear in device count

28

Minimum Energy per Operation


- Putting all together



29

On-Chip Interconnect?

- Gate delay decreases but... wire delay increases
- Crossing chip in 5-10 clock cycles
- Also affected by noise...



- Metal layers to reduce wire delay
- Repeaters
- Towards **network-on-chip**

30

Conclusion: Power in CMOS

$$P = \sum_i [\alpha_i \cdot f_i \cdot C_i \cdot V_{dd}^2 + I_{leak_i} \cdot V_{dd}]$$

- Dynamic power
 - 40-70% today
 - Decreasing relatively
 - DVFS becomes more and more difficult
- Leakage power
 - 20-50 % today
 - Increasing rapidly
 - number of transistors
 - V_{dd}/V_t scaling
 - Critical for memory

$$P = \frac{\text{energy}}{\text{operation}} \times \text{rate} + \text{static power}$$


31

Inside (Simple) Processor Architecture

36

Von Neumann Computers


- Processing address, data, control, on the same resources
- Single memory for data and program
- Sequential behavior
- Practically, most processors use Harvard model: separated data and program memory



37

Instruction Set Architecture (ISA)


- ISA defines a programmer's interface
- Each instruction is defined by coding (binary) and semantics



40

Microarchitecture Pipeline

- Microarchitecture defines how instructions are executed (not unique)




41

Execution of an instruction involves


1. Instruction fetch
 2. Decode and register fetch
 3. ALU operation
 4. Memory operation (optional)
 5. Write back (optional)
- and compute address of next instruction

42



Achieving Higher Performance

- Branch/value prediction
- Cache memory
- In-core parallelism
 - Multiple FUs
 - Out of order execution
 - VLIW+good compilers
- Multiple cores on a single chip



44

Abstraction in Computer Systems

- Maximum of an array T

`numpy.amax(T)`

```
int largest(int T[], int length) {
    int max = T[0];
    for(i=1; i<length; i++) {
        if (max < T[i]) {
            max = T[i];
        }
    }
    return max;
}
```


0	1	0	1	0	0	1	0	1	0	1
1	1	0	0	0	1	1	0	0	0	1
0	1	1	0	1	0	1	1	0	1	0
1	1	0	1	0	1	1	0	1	0	1

```
loop   R1 ← *R2    // max
       R2 ← R2+1  // T[ ]
       R3 ← *R2
       R1 < R3 ?
       BZ next
       R1 ← R3
next   B loop
```

45

Abstraction and Performance?

- Matrix Multiply: relative speedup to a Python version (18 core Intel)




[“There’s Plenty of Room at the Top,” Leiserson, et. al.]

46

Energy Cost in a Processor


- Operation:
 - 32-bit addition: 0.05pJ
 - 16-bit multiply: 0.25pJ
 - 64-bit FPU: 20pJ/op
- Instruction:
 - fetch, decode, read 2 operands from RF, execute, write back



49

Energy Cost in a Processor

- Fetching operands costs more than computing




50

Multicore: it's all a trick!
Power and Utilization Walls

54


And then came the "Power Wall"



55

and the “Multicore Era”

- Increasing performance by increasing # of cores



56

Moving to multicore


- 1 core@2GHz@1.2V@1W
- 1 core@1GHz@0.8V@0.25W
- 2 cores@1GHz@0.8V@0.5W
- But... twice area (and not so simple)

2GHz	1W 1.2V
1GHz	0.22W 0.8V
1GHz	
1GHz	

- Advanced technology nodes?



62

Technology Scaling



Classical (Dennard's) scaling

Device count	S^2
Device frequency	S
Capacitance, V_{dd}	$1/S$
Device power	$1/S^2$
Utilization	1





63

End of Dennard's Scaling


- Energy efficiency is not scaling along with integration capacity

Leakage limited scaling

Device count	S^2
Device frequency	S
Device power (cap)	$1/S$
Device power (V_{dd})	~ 1
Utilization	$1/S^2$




- Utilization Wall:** percentage of a chip that can switch at full frequency drops exponentially
- Replace dark cores with **specialized cores** (10-100x more energy efficient)



64

End of Growth of Speed?

40 years of Processor Performance




Based on SPECintCPU. Source: John Hennessy and David Patterson, Computer Architecture: A Quantitative Approach, 6/e, 2018

65

Part III: Pushing the Accelerator!

66


What is a HW accelerator?



- 16 processors
- 38 HW blocks
- 140 memory blocks
- 5 Gbytes/s on-chip interconnection network

67

Energy Savings in Specialized HW



[Goulding et al., Hot Chips'10]

68

An example: Bitcoin Mining



Type	Model	Mhash/s	Mhash/J	Power (W)
GPP	Intel Xeon X5355 (dual)	22.76	0.09	120
GPP	ARMCortex-A9	0.57	1.14	1.5
GPP	Intel Core i7 3930k	66.6	0.51	130
GPU	AMD 7970x3	2050	2.41	850
GPU	Nvidia GTX460	158	0.66	240
ASIC	AntMiner S1	180.000	500	360
ASIC	AntMiner S5	1.155.000	1957	590
FPGA	Bitcoin Dominator X5000	100	14.7	6.8
FPGA	Butterflylabs Mini Rig	25.200	20.16	1250



69

Making ANN Inference more Efficient

- Main motivation: AlphaGo consumes around 250,000 Watts!
- Bring Logic and Memory closer
- Compute less precisely

Tensor Processing Unit


ASIC for TensorFlow
Designed by Google
10x better perf / watt.
latency and efficiency
bit quantization



- Google Tensor Processing Units (TPU)
 - Computations close to memory
 - 8 bit operations

70

The Efficiency of Specialization



—* Source: Ning Zhang and Bob Brodersen, ISSCC data

–100-1000X Gap in Efficiency ... but Specialization comes with Penalties in Programmability

71

Reconfigurable Hardware Accelerators

75

Field Programmable Gate Array (FPGA)

>4K Multipliers/Adders


>50MB RAM blocks

>2M Configurable Logic Blocks




76

Field Programmable Gate Array (FPGA)




77

The Program is the Configuration




(a) abs




(b) calcNeighbor

78

The Program is the Configuration



(a) Crc16




(b) calcNeighbor


79

Space-Time Computation

```
for(i=1; i<length; i++) {
    if (max < T[i]) {
        max = T[i];
    }
}
```




```
for(i=1; i<N; i++) {
    for(j=1; j<M; j++) {
        y[i][j]=x[i][j]*h[j][i]
    }
}
```



80

FPGA Acceleration

- FPGAs can run multiple tasks in parallel





FPGA accelerators for HPC/Cloud

- Towards heterogeneous multicores

81

Amazon AWS EC2 F1



Instance Size	FPGAs	DDR-4 (GiB)	vCPUs	Instance Memory (GiB)	NVMe Instance Storage (GiB)	Network Bandwidth
f1.2xlarge	1	4 x 16	8	122	1 x 470	Up to 10 Gbps
f1.16xlarge	8	32 x 16	64	976	4 x 940	25 Gbps

- Up to 8 Xilinx UltraScale+ FPGA devices in a single EC2/F1 instance

82

Time has Come for Specialization

- Microsoft Unveils Catapult to Accelerate Bing

- One FPGA per blade
- 6 x 8 2-D torus topology
- High-end Stratix V FPGAs

- Running Bing Kernels for feature extraction and machine learning

- Increase **ranking throughput by 95%** at comparable latency to software-only
- Increase power consumption by 10%
- Increase total cost of ownership by less than 30%




83

Part IV: Emerging Computing Paradigms

84


How Do Artificial Neural Networks Work?



- Neural networks are not fundamentally complicated
- The issue: finding the good weights with *learning*

86

What ANNs Can Do



[O. Temam, ISCA10]

87

So What's New?

Convergence of trends

- Computer **performance** (e.g. GPU) can train neural networks with millions of weights
- Access to gigantic **datasets**
 - Billions of images
 - Training can take weeks!
- More **complex** ANNs
 - Deep Convolutional Neural Networks (CNN)
 - Long Short-Term Memory (LSTM) Recurrent Neural Networks
- Trendy vision **applications**
- Emerging **technologies** offer opportunities




Imagenet

88

So What's New?

• Deeper Networks





Alex Krizhevsky *et al.*,
Imagenet classification with
deep convolutional neural
networks, 2012.

89

Complexity of Deep CNNs

- 10-30 GOPS
 - Mainly convolutions
- 10-200 MB
 - Fully-connected layers



And What About Energy?

- The brain seems to have something very special about energy efficiency

Lee Sedol (brain)



20 Watt




AlphaGo (CPU+GPU with tree
search and deep neural networks)



>250 000 Watt


- Computers: arithmetic but chiefly memory transfers

Real Biological Neurons



- Brain computes with strong approximations (mostly analog) based on low power, slow, noisy and variable nano-devices

Humans Approximate.... But Computers Do Not!




- Leads to **inefficiency**
- **Overkill** (for many applications)

93

Many Applications are Error Resilient

- Produce outputs of **acceptable quality** despite approximate computation
 - Perceptual limitations
 - Redundancy in data and/or computations
 - Noisy inputs
- Digital communications, media processing, data mining, machine learning, web search, ...




e.g. Image Segmentation

94

Approximate Computing

- Play with **approximations** to reduce **energy** and increase execution speed while keeping **accuracy in acceptable limits**
 - Relaxing the need for fully precise operations


- Design-time/run-time
- Abstraction levels



95

Approximate Computing

- Three dimensions to explore




Note: Precision (#bits) \neq Accuracy (quality)

96

K-Means Clustering

- Data mining, image classification, etc.
- A multidimensional space is organized as:
 - k clusters S_i ,
 - S_i defined by its centroid μ_i




- Finding the set of clusters $S = \{S_i\}_{i \in [0, k-1]}$ satisfying
$$\arg \min_S \sum_{i=1}^k \sum_{x \in S_i} \|x - \mu_i\|^2$$
 is NP-hard (solved here by Lloyd's iterations)

97

Approximate K-Means Clustering

- **W = 16 bits**, accuracy = 10^{-4}
- No major (visible) difference with reference



Reference: double



Floating-point: ct_float₁₆

5-bit exponent
11-bit mantissa


98

Approximate K-Means Clustering

- **W = 16 bits**, accuracy = 10^{-4}
- No major (visible) difference with reference



Fixed-Point: ac_fixed₁₆
3-bit integer part
13-bit fractional part




Floating-point: ct_float₁₆
5-bit exponent
11-bit mantissa


99

Approximate K-Means Clustering

- **W = 8 bits**, accuracy = 10^{-4}
- 8-bit float is still practical



Reference: double




Floating-Point: ct_float₈
5-bit exponent
3-bit mantissa


100

Approximate K-Means Clustering

- **W = 8 bits**, accuracy = 10^{-4}
- 8-bit float is better and still practical



Fixed-Point: ac_fixed₈
3-bit integer part
5-bit fractional part




Floating-Point: ct_float₈
5-bit exponent
3-bit mantissa


101

Deep Convolutional Neural Networks

- General organization



- Layers



102

Resilience


Aoccdrnig to a rscheearch at Cmabrigde Uinervtisy, it deosn't mttar in waht oredr the ltteers in a wrod are, the olny iprmoatnt tihng is taht the frist and lsat ltteer be at the rghit pclae. And we spnet hlafr our lfie larennig how to splel wrods. Amzanig, no!

- Our biological neurons are fault tolerant to computing errors and noisy inputs

103

Approximate CNNs

- 10k images, MNIST/Lenet
- Fixed-Point Arithmetic



104


Summary

- Energy consumption
 - True in embedded systems
 - True in HPC, not in the cloud



- End of Moore's law...

- Multicores but utilization wall
 - Percentage of a chip that can switch at full frequency drops exponentially




Dark Silicon

105

What's next?

- Dark Silicon is also an opportunity
 - **Heterogeneous** manycore architectures



- Efficiency of hardware **specialization**
 - Domain-specific architectures and languages
- Computing **just** right
 - @design-time or @run- time


106

What's next?


- **Emerging devices**
- Cells, brain, neurons have “analog” behavior
- And compute with very low precision
- Making neuromorphic computing more efficient



Phase Change Memory



Memristors, Oxide Resistive Memory



Spin Torque Magnetic Memory

107